

---

# MICRO-CONTROLLER



# Was ist ein Micro-Controller ?

Controller = Steuerung

Ein Controller wird zur Steuerung eines physischen Prozesses eingesetzt.

Die Realisierung eines Controllers kann auf viele verschiedene Arten erfolgen, z.B. ein Schaltschrank mit Relais, ein analoger Regelkreis oder eine speziell aufgebaute digitale Logikschaltung.


Speicherprogrammierbare Steuerung (SPS)  
Programmable Logic Controller (PLC)

Ein Micro-Controller ist eine Steuerungskomponente, deren Funktionen von einem Mikroprozessor kontrolliert werden.




# Systemansicht eines Architekten für Kontrollsysteme:


Leistungs-Eigenschaften gemessen in: **Kosten, Time-to-Market, Kosten, Funktionalität, Kosten, Kosten,..**



# Schnittstelle eines Microprozessors: Speicherbus




# Micro-Controller



# Schnittstelle zu einem Micro-Controller:


# PORTS

Beispiel:  
 Motorola  
 MC 68HC908AZ60A





# Ports


## CPU





## Memory



## System-Module



## Anwender-Module



## Netzwerk

# Micro-Controller-Familien :

---

<b>Zielanwendung</b>	<b>Spez. Komponenten</b>	<b>Nutzung</b>
General Purpose	Timer, A/D, EEPROM, Input Capture/Output Compare serielle und synchr.Schnittstellen	logic replacement,
Automotive	EEPROM, CAN A/D, On-Chip Spannungs- stabilisator	Electric Seat Control Klima, Radio, Alarm, IR-Schlüssel Zündung, Air Bag, etc.
Computer	Monitorsteuerung (hor./vert. Sync), PWM	Tastatur-, Maus-, Monitorkontrolle
Consumer	Multitask Support, LCD-Treiber	Waschmaschinen, CD-Spieler, Handy Fernsteuerung
Industrial	EEPROM, A/D, Timer, PWM, CAN	SPS, Motor-Kontrolle, Thermostat
Telecommunications	EEPROM, DTMF-receiver +generator A/D, D/A, Tongenerator	Digitale Übertragung, Handy-Kontrolle
TV + Video	EEPROM, On-Screen-Display-Supp. LCD- und andere Anzeigetreiber	Videorecorder-Kontrolle, Bildschirm-Menues

**PIN-Count, Preis, Störuneempfindlichkeit, Anpaßbarkeit**





## 32-Bit Prozessoren Markanteile 1998 (Computer Zeitung 16/99)


<b>Motorola 68K/Coldfire</b>	<b>34,1%</b>
<b>Mips</b>	<b>20,5%</b>
<b>ARM</b>	<b>19,6%</b>
<b>Hitachi Super-H</b>	<b>10,6%</b>
<b>Intel/AMD/... X86</b>	<b>5,0%</b>
<b>Intel i660</b>	<b>3,7%</b>
<b>IBM/Motorola PPC</b>	<b>2,0%</b>
<b>AMD 29K</b>	<b>0,7%</b>
<b>Sonstige</b>	<b>0,9%</b>

## Micro-Controller Markanteile 1999

([wysiwig://66/http://internet.about.com/cs/micrcontrollers](http://www.wysiwig.com/66/http://internet.about.com/cs/micrcontrollers))

	<b>Umsatz 10<sup>9</sup>\$</b>	<b>Anteil %</b>	<b>Wachst.98-99 %</b>
<b>Motorola</b>	<b>2.54</b>	<b>18.0</b>	<b>25,1</b>
<b>Texas Instruments</b>	<b>2.47</b>	<b>17,5</b>	<b>35,0</b>
<b>Hitachi</b>	<b>1.28</b>	<b>9,1</b>	<b>- 3,8</b>
<b>Lucent</b>	<b>1.16</b>	<b>8,2</b>	<b>18,4</b>
<b>NEC</b>	<b>1.16</b>	<b>8,2</b>	<b>12,6</b>
<b>Mitsubishi</b>	<b>1.00</b>	<b>7,0</b>	<b>25,0</b>
<b>Intel</b>	<b>0,86</b>	<b>6,1</b>	<b>8,9</b>
<b>Philips</b>	<b>0,51</b>	<b>3,6</b>	<b>- 7,3</b>






1. PORT A PINS INCORPORATE OPEN DRAIN PULL DOWN DRIVERS


# Blockschaltbild: MC 68376

- IMB:** Inter Module Bus
- CTM:** Config. Timer Module
- QSM:** Queued Serial Module
- TPU:** Time Processing Module
- QADC:** Queued ADC
- EBI:** Extended Bus Interface
- TouCAN:** CAN-Bus 2.0
- MRM:** Masked ROM Module

# Power PC 823 embedded controller




# Beispiel für einen PDA



---

# Infinion CR167





# Infineon CR167




---

# Organisation des interne RAM




# Blockdiagramm der CPU C166/167



(Context Switch 100ns)



# Speicherorganisation



# Interner RAM Bereich und Bereich für die Special Functional Registers (SFRs)

---

**Internes RAM wird genutzt:**

- für System Stack
- für allgemeine Register (mehrere Bänke)
- für den PEC (Peripheral Event Controller)
- als RAM

**SFRs:**

**kontrollieren die gesamten on-chip Spezialfunktionen wie:**

- Ein-Ausgabe,
- A/D-Wandler,
- Kommunikation (CAN)
- Timer



# Interruptverarbeitung


---

- **Reaktion auf externe Ereignisse**
- **Reaktion auf interne Funktionseinheiten, z.B.**
  - **ADC**
  - **Timer**
  - **Kommunikationseinheiten**


**Ziele: Nebenläufige Bearbeitung verschiedener Vorgänge  
Minimale Beanspruchung der CPU**



# Abarbeitung eines Interrupts



# Vektorisierte Unterbrechungsbearbeitung



# Interrupt und Trap Funktionen im C167

---

## Normale Interrupt-Verarbeitung

- Interrupts von On-Chip Komponenten

## Interrupt Verarbeitung über den PEC (Peripheral Event Controller)

- Minimale Interferenz mit der CPU (nur 1 Befehlszyklus)
- Kein Abspeichern des CPU-Status notwendig

## Trap - Funktionen

- Software Traps
- Hardware Traps ausgelöst durch Befehlsausführung (z.B. illegal Opcode, Overflow, etc.)

## Externe Interrupts

- Capture Input / Compare Output Leitungen
- Timer Input
- Fast External Interrupts (werden alle 50 ns gesampled, normal 400 ns bei einer 20 MHz Taktrate)



Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040 <sub>H</sub>	10 <sub>H</sub> / 16 <sub>D</sub>
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044 <sub>H</sub>	11 <sub>H</sub> / 17 <sub>D</sub>
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048 <sub>H</sub>	12 <sub>H</sub> / 18 <sub>D</sub>
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004C <sub>H</sub>	13 <sub>H</sub> / 19 <sub>D</sub>
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050 <sub>H</sub>	14 <sub>H</sub> / 20 <sub>D</sub>
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054 <sub>H</sub>	15 <sub>H</sub> / 21 <sub>D</sub>
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058 <sub>H</sub>	16 <sub>H</sub> / 22 <sub>D</sub>
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005C <sub>H</sub>	17 <sub>H</sub> / 23 <sub>D</sub>
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub> / 24 <sub>D</sub>
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub> / 25 <sub>D</sub>
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub> / 26 <sub>D</sub>
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub> / 27 <sub>D</sub>
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub> / 28 <sub>D</sub>
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub> / 29 <sub>D</sub>
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub> / 30 <sub>D</sub>
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub> / 31 <sub>D</sub>
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 <sub>H</sub>	30 <sub>H</sub> / 48 <sub>D</sub>
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 <sub>H</sub>	31 <sub>H</sub> / 49 <sub>D</sub>
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 <sub>H</sub>	32 <sub>H</sub> / 50 <sub>D</sub>
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC <sub>H</sub>	33 <sub>H</sub> / 51 <sub>D</sub>
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0 <sub>H</sub>	34 <sub>H</sub> / 52 <sub>D</sub>
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4 <sub>H</sub>	35 <sub>H</sub> / 53 <sub>D</sub>
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8 <sub>H</sub>	36 <sub>H</sub> / 54 <sub>D</sub>
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DC <sub>H</sub>	37 <sub>H</sub> / 55 <sub>D</sub>
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 <sub>H</sub>	38 <sub>H</sub> / 56 <sub>D</sub>
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 <sub>H</sub>	39 <sub>H</sub> / 57 <sub>D</sub>
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 <sub>H</sub>	3A <sub>H</sub> / 58 <sub>D</sub>
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC <sub>H</sub>	3B <sub>H</sub> / 59 <sub>D</sub>
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00F0 <sub>H</sub>	3C <sub>H</sub> / 60 <sub>D</sub>
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110 <sub>H</sub>	44 <sub>H</sub> / 68 <sub>D</sub>
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114 <sub>H</sub>	45 <sub>H</sub> / 69 <sub>D</sub>
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118 <sub>H</sub>	46 <sub>H</sub> / 70 <sub>D</sub>

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Timer 0	T0IR	T0IE	T0INT	00'0080 <sub>H</sub>	20 <sub>H</sub> / 32 <sub>D</sub>
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084 <sub>H</sub>	21 <sub>H</sub> / 33 <sub>D</sub>
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 <sub>H</sub>	3D <sub>H</sub> / 61 <sub>D</sub>
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 <sub>H</sub>	3E <sub>H</sub> / 62 <sub>D</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub> / 34 <sub>D</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub> / 35 <sub>D</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub> / 36 <sub>D</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub> / 37 <sub>D</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub> / 38 <sub>D</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub> / 39 <sub>D</sub>
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub> / 40 <sub>D</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub> / 41 <sub>D</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub> / 42 <sub>D</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub> / 71 <sub>D</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub> / 43 <sub>D</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub> / 44 <sub>D</sub>
SSC Transmit	SSCTIR	SSCTIE	SSCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub> / 45 <sub>D</sub>
SSC Receive	SSCRIR	SSCRIE	SSCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub> / 46 <sub>D</sub>
SSC Error	SSCEIR	SSCEIE	SSCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub> / 47 <sub>D</sub>
PWM Channel 0...3	PWMIR	PWMIE	PWMINT	00'00FC <sub>H</sub>	3F <sub>H</sub> / 63 <sub>D</sub>
CAN Interface	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub> / 64 <sub>D</sub>
X-Peripheral Node 1	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub> / 65 <sub>D</sub>
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub> / 66 <sub>D</sub>
PLL Unlock	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub> / 67 <sub>D</sub>


**Note:** Each entry of the interrupt vector table provides room for two word instructions or one doubleword instruction. The respective vector location results from multiplying the trap number by 4 (4 bytes per entry).

For devices which do not incorporate a CAN Module or a PLL the respective interrupt nodes may be used for software triggered interrupts (see X-Peripheral node n).

## Interrupts und Traps des C 167



# Interrupt Kontrolle: Einteilung in Gruppen und individuelle Prioritäten



Bit	Function
<b>GLVL</b>	<b>Group Level</b> Defines the internal order for simultaneous requests of the same priority. 3: Highest group priority 0: Lowest group priority
<b>ILVL</b>	<b>Interrupt Priority Level</b> Defines the priority level for the arbitration of requests. F <sub>H</sub> : Highest priority level 0 <sub>H</sub> : Lowest priority level
<b>xxIE</b>	<b>Interrupt Enable Control Bit</b> (individually enables/disables a specific source) '0': Interrupt request is disabled '1': Interrupt Request is enabled
<b>xxIR</b>	<b>Interrupt Request Flag</b> '0': No request pending '1': This source has raised an interrupt request



# Beispiel für Gruppen- und individuelle Interruptprioritäten

Priority Level		Type of Service	
ILVL	GLVL	COUNT = 00H	COUNT ≠ 00 <sub>H</sub>
1 1 1 1	1 1	CPU interrupt, level 15, group priority 3	PEC service, channel 7
1 1 1 1	1 0	CPU interrupt, level 15, group priority 2	PEC service, channel 6
1 1 1 0	1 0	CPU interrupt, level 14, group priority 2	PEC service, channel 2
1 1 0 1	1 0	CPU interrupt, level 13, group priority 2	CPU interrupt, level 13, group priority 2
0 0 0 1	1 1	CPU interrupt, level 1, group priority 3	CPU interrupt, level 1, group priority 3
0 0 0 1	0 0	CPU interrupt, level 1, group priority 0	CPU interrupt, level 1, group priority 0
0 0 0 0	X X	No service!	No service!



# Interrupt Classes

\* ILVL: Interrupt Level Vector List

\*\* GLVL: Group Level Vector List

ILVL* (priority)	GLVL**				Interpretation
	11	10	01	00	
15					PEC Service on up to 8 channels
14					
13					
7	x	x	x	x	Interrupt Class 1
11	x				5 sources on 2 levels
10					
9					
8	x	x	x	x	Interrupt Class 2
7	x	x	x	x	9 sources on 3 levels
6	x				
5	x	x	x	x	Interrupt Class 3
4	x				5 sources on 2 levels
3					
2					
1					
0					no service




# Fast Interrupt Handling

---

**IVT**  
**Interrupt Vector Table**

**512 Byte**  
**128 x 4-Byte Einträge**



**Bei Interrupt werden ein Befehl (4 Byte) oder 2 Befehle (2 Byte) ausgeführt. Normalerweise wird ein JMP zur Behandlungsroutine ausgeführt.**

# PEC: Peripheral Event Controller


---

- **Schnelle Alternative zur normalen Interruptverarbeitung**
- **Erlaubt den Transfer eines einzelnen Datums mit minimaler CPU-Belastung**
  - **CPU-Aktivität wird nur für einen einzigen Zyklus unterbrochen**
  - **kein interner Zustand muß gerettet werden**
  - **Prioritätsebenen 14 oder 15.**



# Datentransfer mit PEC

## PEC-Cntrl.-Reg



Feld:


**INC** kontrolliert die SRC und DST  
PEC-Pointer

- 00: keine Modifikation
- 01: Incrementiere DSTx um 1 oder 2 (Byte oder Wort)
- 10: Incrementiere SRCx um 1 oder 2 (Byte oder Wort)
- 11: Reserviert


**BWT:** 0: Transferiere Wort  
1: Transferiere Byte

**Count:** Anzahl der zu transferierenden Bytes bzw. Worte


## PEC-Cntrl.-Reg





## PEC-Pointer




Quelladreibereich



Zieladreibereich





# Steuerung des PEC- Datentransfers



# PEC-Anwendungsbeispiel: asynchrone Kommunikation

- jeweils 8 Byte-Pakete sollen empfangen werden.




---

# Ports, die Schnittstelle zur Peripherie










# Eine Byte-parallele Geräteschnittstelle




# Eine Byte-parallele Geräteschnittstelle








# Ausgabe- register





**Ausgabe-  
register**

**Decoder**

**Dekoder**

**DDR**

**SFOUT**

**SFIN**

**OHIN**

**OHOUT**

**IHIN**

**IHOUT**

**Output-  
Handshake-  
Cntrl.**

**Input-  
Handshake-  
Cntrl.**

**D7**  
**D6**  
**D5**  
**D4**  
**D3**  
**D2**  
**D1**  
**D0**

**PD7**  
**PD6**  
**PD5**  
**PD4**  
**PD3**  
**PD2**  
**PD1**  
**PD0**

**A15**  
**A14**  
**A13**  
**A2**  
**A1**  
**A0**

**RS1**  
**RS0**

**CS**

**R** **S**  
**Q** **Q**

**R** **S**  
**Q** **Q**





Figure 1-4. MC68HC908AS60A (64-Pin QFP)

# C 167 Pins





# Infineon C 167 I/O-Ports

---

**111 I/O-Leitungen organisiert in:**

- 1        16-Bit I/O-Port    (Port 2)**
- 2        2x8-Bit I/O-Ports (Port 0 (P0H, P0L), Port 1 (P1H, P1L))**
- 4        8-Bit I/O-Ports    (Port 4, 6, 7, 8)**
- 1        15-Bit I/O-Port    (Port 3)**
- 1        16-Bit Input Port (Port 5, Analoge Eingänge)**

**Ports können meist in einer Vielzahl von Modi sehr flexibel den Anforderungen angepaßt werden.**



---

## **Bedeutung für Port-Pins für Port 0:**

- **General Purpose I/O-Pins**
- **8-Bit Datenbus**
- **16-Bit Adreßbus**
- **8-Bit Daten-/16-Bit Adreßbus (multiplexed mode)**
- **16-Bit Daten-/16-Bit Adreßbus (multiplexed mode)**

## **Spezialfunktionen der übrigen Ports (Alternate Functions) :**

**Port 1: Capture & Compare**

**Port 2: Fast External Interrupt Inputs**

**Port 3: Timer Input & Output, Serial synch. & async. Communication Channels**

**Port 4: CAN TxD & RxD**

**Port 5: Analog In**

**Port 6: Chip Select Lines for Memory Extensions**

**Port 7: PWM Channels, Capture & Compare**

**Port 8: Capture & Compare**








**Alternate Function →**

**a.)**

**b.)**

**c.)**

**d.)**



general purpose I/O

non-mux Bus (8 Bit)


non-mux Bus (16 Bit)

mux Bus (8 Bit)

mux Bus (16 Bit)



# Beispiel für die Schaltung eines Port Pins




# Festlegung der Eingangshysterese

Bit	Function
<b>PxLIN</b>	<b>Port x Low Byte Input Level Selection</b> 0 : Pins Px.7...Px.0 switch on standard TTL input levels 1 : Pins Px.7...Px.0 switch on special threshold input levels
<b>PxHIN</b>	<b>Port x High Byte Input Level Selection</b> 0 : Pins Px.15...Px.8 switch on standard TTL input levels 1 : Pins Px.15...Px.8 switch on special threshold input levels

All options for individual direction and output mode control are available for each pin independent from the selected input threshold.

The input hysteresis provides stable inputs from noisy or slowly changing external signals.



# Bestimmung der Ausgangstreibercharakteristik

---

